

# CLOCK & SYNC GENERATORS



# **CLOCK & SYNC GENERATORS**

MODEL	DESCRIPTION
<u>7190</u>	Multifrequency Clock Synthesizer - PMC
<u>7290, 7390</u>	Multifrequency Clock Synthesizers - 3U/6U cPCI
<u>7690</u>	Multifrequency Clock Synthesizers - PCI
<u>7890</u>	Multifrequency Clock Synthesizer - x8 PCIe
<u>5390</u>	Multifrequency Clock Synthesizer - 3U VPX
<u>5790 &amp; 5890</u>	Multifrequency Clock Synthesizer - 6U VPX
<u>7191</u>	Programmable Multifrequency Clock Synthesizer - PMC
<u>7291, 7391</u>	Programmable Multifrequency Clock Synthesizers - 3U/6U cPCI
<u>7691</u>	Programmable Multifrequency Clock Synthesizers - PCI
<u>7891</u>	Programmable Multifrequency Clock Synthesizer - x8 PCIe
<u>5391</u>	Programmable Multifrequency Clock Synthesizer - 3U VPX
<u>5791 &amp; 5891</u>	Programmable Multifrequency Clock Synthesizer - 6U VPX
<u>7192</u>	High-Speed Synchronizer and Distribution Board - PMC/XMC
<u>7292, 7392, 7492</u>	High-Speed Synchronizer and Distribution Board - 3U/6U cPCI
<u>7892</u>	High-Speed Synchronizer and Distribution Board - x8 PCIe
5392	High-Speed Synchronizer and Distribution Board - 3U VPX
<u>5792 &amp; 5892</u>	High-Speed Synchronizer and Distribution Board - 6U VPX
<u>5692</u>	High-Speed Synchronizer and Distribution Board - AMC System
<u>7893</u>	Synchronizer and Distribution Board - PCIe
<u>7194</u>	High-Speed Clock Generator - PMC/XMC
7294, 7394, 7494	High-Speed Clock Generator - 3U/6U cPCI
<u>7894</u>	High-Speed Clock Generator - PCIe
<u>5294</u>	High-Speed Clock Generator - 3U VPX
<u>5794 &amp; 5894</u>	High-Speed Clock Generator - 6U VPX
<u>5694</u>	High-Speed Clock Generator - AMC
<u>9190</u>	Clock and Sync Generator for I/O Modules
<u>9192</u>	Rack-mount High-Speed System Synchronizer Unit
	Customer Information

Click Here for the PRODUCT SELECTOR





# **Multifrequency Clock Synthesizer - PMC**



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise: -105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four quad VCXOs allow selection from 16 different base frequencies
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



## **Ordering Information**

Model Description

7190 Multifrequency Clock Synthesizer - PMC

**Options** 

Specify frequencies of four factory-installed quad VCXOs between 50 and 700 MHz

Contact Pentek to order specific frequencies

#### **General Information**

Model 7190 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7190 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7190 can be programmed to route any of these 20 frequencies to the module's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independent quadVCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide

range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7190's can be used and phase-locked with a 5 to 100 MHz system reference.

#### **PCI** Interface

The Model 7190 uses an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the module.

## **Specifications**

**Front Panel Reference Input** 

Connector Type: SMC

Input Impedance: 50 ohms

Reference Frequency: 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

**Type:** Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: Four)

Frequencies per VCXO: 4\*, software-

programmable

Frequency Range: 50 to 700 MHz

Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

**Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI** Interface


PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface

**Environmental** 

Operating Temp: 0° to 50° C

Storage Temp: -20° to 90° C

Relative Humidity: 0 to 95%, non-cond. Size: Standard PMC module, 2.91 in. x 5.87 in.





# Multifrequency Clock Synthesizers - 3U/6U cPCI



Model 7390

Model 7290D

#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight or 16 SMC clock outputs
- Typical phase noise: -105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Quad VCXOs allow selection from different base frequencies
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



## **Ordering Information**

Model	Description
7290	Multifrequency Clock Synthesizer - 6U cPCI
7290D	Dual Multifrequency Clock Synthesizer - 6U cPCI
7390	Multifrequency Clock Synthesizer - 3U cPCI
Options	

Specify frequencies of four factory-installed quad VCXOs between 50 and 700 MHz

\* Contact Pentek to order specific frequencies

#### **General Information**

These Models generate up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

Models 7290 and 7390 generate eight clocks while Model 7290D generates sixteen.

## **Clock Synthesizer Circuits**

These Models use the Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each quad VCXO can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The CDC7005's can output up to five frequencies each. These Models can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight or 16 front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all outputs or up to five or ten different clocks to various outputs.

With four or eight independent quad VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a

wide range of clock configurations is possible. In systems where even more different clock outputs are required simultaneously, multiple boards can be used and phase-locked with a 5 to 100 MHz system reference.

#### **PCI** Interface

These Models use an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the board.

## **Specifications**

**Front Panel Reference Input** Connector Type: SMC Input Impedance: 50 ohms Reference Frequency: 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners Quantity: Four or eight **Type:** Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: Four or eight) Frequencies per VCXO: 4\*, softwareprogrammable

Frequency Range: 50 to 700 MHz Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: 8 or 16)


Connector Type: SMC Output Impedance: 50 ohms Output Level: +3 dBm @ 700 MHz **Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)


#### **PCI** Interface

PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface

#### **Environmental**

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C Relative Humidity: 0 to 95%, non-cond. Size: Standard 3U or 6U cPCI board





# **Multifrequency Clock Synthesizer - PCI**



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four quad VCXOs allow selection from 16 different base frequencies
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



## **Ordering Information**

Model Description

7690 Multifrequency Clock

Synthesizer - PCI

**Options** 

Specify frequencies of four factory-installed quad VCXOs between 50 and 700 MHz

 Contact Pentek to order specific frequencies

#### **General Information**

Model 7690 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7690 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7690 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independent quadVCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide

range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7690's can be used and phase-locked with a 5 to 100 MHz system reference.

#### **PCI** Interface

The Model 7690 uses an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. It attaches directly to computer motherboards with PCI bus slots. Front panel connectors are brought out on the rear panel.

## **Specifications**

Front Panel Reference Input

Connector Type: SMC Input Impedance: 50 ohms

Reference Frequency: 5 to 100 MHz

Input Level: –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

Type: Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: 4)

Frequencies per VCXO: 4\*, software-

programmable

Frequency Range: 50 to 700 MHz

Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

Typ. Phase Noise: -105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI** Interface

PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface


Environmental

**Operating Temp:** 0° to 50° C

Storage Temp: -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

Size: Standard half-length PCI board





# Multifrequency Clock Synthesizer - x8 PCIe



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise: -105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four guad VCXOs allow selection from 16 different base frequencies
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCIe bus interface



## **Ordering Information**

Model

Description

7890

Multifrequency Clock Synthesizer - Half-length x8 PCIe

**Options** 

Specify frequencies of four factory-installed quad VCXOs between 50 and 700 MHz

Contact Pentek to order specific frequencies

#### **General Information**

Model 7890 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7890 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7890 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independent quadVCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide

range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7890's can be used and phase-locked with a 5 to 100 MHz system reference.

## **PCI Express Interface**

The Model 7890 includes a multiple port, 48-lane Gen. 2 PCIe switch with integrated SerDes. The switch provides x8 wide connection to the PCIe interface.

## **Specifications**

Front Panel Reference Input

Connector Type: SMC

Input Impedance: 50 ohms

Reference Frequency: 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

Type: Texas Instruments CDC7005

Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: Four)

Frequencies per VCXO: 4\*, software-

programmable

Frequency Range: 50 to 700 MHz Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

Typ. Phase Noise: -105 dBc/Hz @ 1 kHz (dependent on reference source stability)

#### PCI to PCIe Interface

PCIe Interface: Gen. 2, x8 width PCIe Ports: one x4 port to PCI bus, one

x8 port to PCIe motherboard

**Operation:** control and status interface


#### **Environmental**

Operating Temp: 0° to 50° C

Storage Temp: -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

Size: Half-length PCIe, 4.38 in. x 6.6 in





# Multifrequency Clock Synthesizer - 3U VPX



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four quad VCXOs allow selection from 16 different base frequencies
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status over the VPX backplane



## **Ordering Information**

Model De

Description

5390

Multifrequency Clock Synthesizer - 3U VPX

**Options** 

Specify frequencies of four factory-installed quad VCXOs between 50 and 700 MHz

 Contact Pentek to order specific frequencies

#### **General Information**

Model 5390 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 5390 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 5390 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independent quadVCXOs and each CDC7005 capable of providing up to

five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 5390's can be used and phase-locked with a 5 to 100 MHz system reference.

## **PCI Express Switch**

Model 5390 includes a PCIe Gen. 2 switch. The switch provides a total of 24 PCIe lanes to the Fabric-Transparent Crossbar Switch on 6 ports. Dynamic lane width negotiation within the PCIe switch allows for x1, x4, x8 or x16 widths.

## **Specifications**

Front Panel Reference Input

Connector Type: SMC Input Impedance: 50 ohms

Reference Frequency: 5 to 100 MHz

Input Level: –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

Type: Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: Four)

Frequencies per VCXO: 4\*, software-programmable

Frequency Range: 50 to 700 MHz Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

Typ. Phase Noise: -105 dBc/Hz @ 1 kHz (dependent on reference source stability)

Environmental

Operating Temp: 0° to 50° C

**Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)

Reference
In

CLOCK -1

AND JITTER -4

CLEANER -8

B +10

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B +10

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

CLOCK -1

SWITHESIZER -2

AND JITTER -4

CLEANER -8

B -10

Clock Out

Clock Out

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER -8

B -10

Clock Out

AND JITTER -4

CLEANER



# Multifrequency Clock Synthesizer - 6U OpenVPX





#### **Features**

- Simultaneous synthesis of up to five or 10 different clocks
- Eight or 16 SMC clock outputs
- Typical phase noise: -105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four or eight quad VCXOs allow selection from 16 different base frequencies
- Output clocks of 1, 2, 4, 8. or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status over the VPX backplane



## **Ordering Information**

Model Description 5790 Multifrequency Clock Synthesizer - 6U VPX Single Density 5890 Multifrequency Clock Synthesizer - 6U VPX **Double Density** 

**Options** 

Specify frequencies of factory-installed quad VCXOs between 50 and 700 MHz

#### **General Information**

Models 5790 and 5890 generate up to eight or 16 synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board quad VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

These models use four or eight Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to generate one of four frequencies between 50 and 700 MHz.

The CDC7005 can output the selected frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The CDC7005's can output up to five frequencies each. These models can be programmed to route any of these frequencies to the board's five or 10 output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight or 16 front panel SMC connectors supply synthesized clock outputs driven from the clock output drivers, as shown in the block diagram. This supports a single identical clock to all outputs or up to five or 10 different clocks to various outputs.

With four or eight independent quad VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than 10 different clock outputs are required simultaneously, multiple 5890's can be used and phase-locked with a 5 to 100 MHz system reference.

## **Specifications**

**Front Panel Reference Input** Connector Type: SMC **Input Impedance:** 50 ohms Reference Frequency: 5 to 100 MHz Input Level: -6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners Quantity: Model 5790: Four

Model 5890: eight

**Type:** Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Quad VCXOs (Quantity: Four or Eight) Frequencies per VCXO: 4\*, softwareprogrammable

Frequency Range: 50 to 700 MHz Unlocked Accuracy: ±20 ppm Front Panel Clock Outputs (Eight or 16)


Connector Type: SMC Output Impedance: 50 ohms Output Level: +3 dBm @ 700 MHz **Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI-Express Interface** 

**PCI Express Bus:** Gen. 1, 2 : x4, control and status

**Environmental** 

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C Relative Humidity: 0 to 95%, non-cond. **Size:** 233 mm x 160 mm (9.173 in. x 6.299 in.)



Contact Pentek to order specific frequencies

# **Programmable Multifrequency Clock Synthesizer - PMC**



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four programmable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



## **Ordering Information**

Model Description

7191

Programmable Multifrequency Clock Synthesizer - PMC

#### **General Information**

Model 7191 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board programmable VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7191 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7191 can be programmed to route any of these 20 frequencies to the module's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independently programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a

wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7191's can be used and phase-locked with a 5 to  $100\,\mathrm{MHz}$  system reference.

#### **PCI** Interface

The Model 7191 uses an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the module.

## **Specifications**

Front Panel Reference Input

Connector Type: SMC Input Impedance: 50 ohms

**Reference Frequency:** 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

**Type:** Texas Instruments CDC7005 **Frequency Dividers:** 1, 2, 4, 8 and 16

Programmable VCXOs (Quantity: Four)

Frequency Range: 50 to 700 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

**Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI** Interface

PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface


Environmental

**Operating Temp:** 0° to 50° C

**Storage Temp:** –20° to 90° C

Relative Humidity: 0 to 95%, non-cond.

**Size:** Standard PMC module, 2.91 in. x 5.87 in.





Model 7291D

- Simultaneous synthesis of five or ten different clocks
- Eight or 16 SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise: -105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four or eight programmable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



## **Ordering Information**

	0
Model	Description
7291	Programmable Multifrequency Clock Synthesizer - 6U cPCI
7291D	Dual Programmable Multifrequency Clock Synthesizer - 6U cPCI
7391	Programmable Multifrequency Clock

Synthesizer - 3U cPCI

## General Information

These Models generate up to 16 synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. Models 7291 and 7391 generate eight clocks while Model 7291D generates sixteen.

## **Clock Synthesizer Circuits**

These Models use fthe Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO (Voltage Controlled Crystal Oscillator) to provide the base frequency for the clock synthesizer. Each of the VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The CDC7005's can output up to five frequencies each. These Models can be programmed to route any of these 20 or 40 frequencies to the board's output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight or 16 front panel SMC connectors supply synthesized clock outputs driven from the five or ten clock output drivers, as shown in the block diagram. This supports a single identical clock to all outputs or up to 16 different clocks to various outputs.

With independently programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a

wide range of clock configurations is possible. In systems where more than ten different clock outputs are required simultaneously, multiple 7291D's can be used and phaselocked with a 5 to 100 MHz system reference.

#### **PCI** Interface

These Models use an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the board.

## **Specifications**

**Front Panel Reference Input** Connector Type: SMC Input Impedance: 50 ohms Reference Frequency: 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four or eight **Type:** Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Programmable VCXOs (Quantity: 4 or 8) Frequency Range: 50 to 700 MHz Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: 8 or 16) Connector Type: SMC Output Impedance: 50 ohms Output Level: +3 dBm @ 700 MHz

Typ. Phase Noise: -105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI** Interface


PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface

**Environmental** 

Operating Temp: 0° to 50° C **Storage Temp:** –20° to 90° C

Relative Humidity: 0 to 95%, non-cond.

Size: Standard 3U or 6U cPCI board.



# **Programmable Multifrequency Clock Synthesizer - PCI**



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four programmable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCI bus interface



#### **Ordering Information**

Model Description

7691

Programmable Multifrequency Clock Synthesizer - PCI

#### **General Information**

Model 7691 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board programmable VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7691 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7691 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independently programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a

wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7691's can be used and phase-locked with a 5 to 100 MHz system reference.

#### **PCI** Interface

The Model 7691 uses an industry-standard 32-bit, 33/66 MHz PCI interface fully compatible with PCI bus specifications. The interface allows reading and writing of status and control signals for setup, operation and monitoring of the board.

## **Specifications**

Front Panel Reference Input

**Connector Type:** SMC **Input Impedance:** 50 ohms

**Reference Frequency:** 5 to 100 MHz **Input Level:** –6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

**Type:** Texas Instruments CDC7005 **Frequency Dividers:** 1, 2, 4, 8 and 16

Programmable VCXOs (Quantity: Four)

Frequency Range: 50 to 700 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)

Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

**Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)

**PCI** Interface

PCI Bus: 32-bit, 66 MHz (supports 33 MHz) Operation: control and status interface


Environmental

Operating Temp: 0° to 50° C

**Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

Size: Standard half-length PCI board



# **Programmable Mulrifrequency Clock Synthesizer - x8 PCIe**



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four programmable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status via PCle bus interface

#### **General Information**

Model 7891 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board programmable VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 7891 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 7891 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independently programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a

Reference

wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple 7891's can be used and phase-locked with a 5 to 100 MHz system reference.

## **PCI Express Interface**

The Model 7891 includes a multiple port, 48-lane Gen. 2 PCIe switch with integrated SerDes. The switch provides x8 wide connection to the PCIe interface.

## **Specifications**

Front Panel Reference Input Connector Type: SMC Input Impedance: 50 ohms Reference Frequency: 5 to 100 MHz Input Level: -6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners
Quantity: Four

Type: Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16 Programmable VCXOs (Quantity: Four)

Frequency Range: 50 to 700 MHz Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight) Connector Type: SMC

Output Impedance: 50 ohms
Output Level: +3 dBm @ 700 MHz
Typ. Phase Noise: -105 dBc/Hz @ 1 kHz
(dependent on reference source stability)

#### PCI to PCIe Interface

**PCIe Interface:** Gen. 2, x8 width **PCIe Ports:** one x4 port to PCI bus, one x8 port to PCIe motherboard

Operation: control and status interface

#### Environmental

PCI TO PCIe

x4 PCle

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C Relative Humidity: 0 to 95%, non-cond.

**Size:** Half-length PCIe, 4.38 in. x 6.6 in.



## **Ordering Information**

Model Description

7891

Programmable

Multifrequency Clock Synthesizer - Half-length x8 PCIe

PENTEK

VCXO

AND JITTER CLEANER

Contro

PCI INTERFACE

x8 PCI Express

Clock Out

Clock Out

Clock Out

Clock Out

Clock Out

Clock Out

O Clock Out

O Clock Out

PCI EXPRESS SWITCH

# Programmable Multifrequency Clock Synthesizer - 3U VPX



#### **Features**

- Simultaneous synthesis of up to five different clocks
- Eight SMC clock outputs
- Ideal for A/D and D/A converter clock sources
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four progammable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status over the VPX backplane



## **Ordering Information**

Model Description

5391

Programmable Multifrequency Clock Synthesizer - 3U VPX

#### **General Information**

Model 5391 generates up to eight synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board programmable VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

The 5391 uses four Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The four CDC7005's can output up to five frequencies each. The 5391 can be programmed to route any of these 20 frequencies to the board's five output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight front panel SMC connectors supply synthesized clock outputs driven from the five clock output drivers, as shown in the block diagram. This supports a single identical clock to all eight outputs or up to five different clocks to various outputs.

With four independently programmable VCXOs and each CDC7005 capable of provid-

ing up to five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than five different clock outputs are required simultaneously, multiple  $5391^{\prime}$ s can be used and phase-locked with a 5 to 100 MHz system reference.

## **PCI Express Interface**

Model 5390 includes a PCIe Gen. 2 switch. The switch provides a total of 24 PCIe lanes to the Fabric-Transparent Crossbar Switch on 6 ports. Dynamic lane width negotiation within the PCIe switch allows for x1, x4, x8 or x16 widths. These can be selected in any combination.

## **Specifications**

**Front Panel Reference Input** 

Connector Type: SMC

**Input Impedance:** 50 ohms **Reference Frequency:** 5 to 100 MHz

Input Level: -6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners

Quantity: Four

**Type:** Texas Instruments CDC7005

Frequency Dividers: 1, 2, 4, 8 and 16

Programmable VCXOs (Quantity: Four)

**Frequency Range:** 50 to 700 MHz **Tuning Resolution:** 32 bits

Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Quantity: Eight)
Connector Type: SMC

Output Impedance: 50 ohms

Output Level: +3 dBm @ 700 MHz

**Typ. Phase Noise:** –105 dBc/Hz @ 1 kHz (dependent on reference source stability)


Environmental


Operating Temp: 0° to 50° C

**Storage Temp:** –20° to 90° C

Relative Humidity: 0 to 95%, non-cond.

d each CDC7005 capable of providSize: 3.937 in. x 6.717 in. (100 mm x 170.6 mm)





- Simultaneous synthesis of up to five or 10 different clocks
- Eight or 16mSMC clock outputs
- Typical phase noise:-105 dBc/Hz @ 1 kHz offset
- All clocks are phase-locked to input reference signal
- Input reference frequency of 5 to 100 MHz
- Four or eight progammable VCXOs with 32-bit tuning resolution
- Output clocks of 1, 2, 4, 8, or 16 submultiples of VCXO base frequencies
- Output clock frequencies between 50 and 700 MHz
- Control and status over the VPX backplane



#### **Ordering Information**

	O
Model	Description
5791	Programmable Multifrequency Clock Synthesizer - 3U VPX Single Density
5891	Programmable Multifrequency Clock Synthesizer - 3U VPX

#### **General Information**

Models 5791 and 5891 generate up to eight or 16 synthesized clock signals suitable for driving A/D and D/A converters in high-performance real-time data acquisition and software radio systems. The clocks offer exceptionally low phase noise and jitter to preserve the signal quality of the data converters. These clocks are synthesized from on-board programmable VCXOs (voltage controlled oscillators) and can be phase-locked to an external reference signal.

## **Clock Synthesizer Circuits**

These models use four or eight Texas Instruments CDC7005 clock synthesizer and jitter cleaner devices. Each CDC7005 is paired with a dedicated VCXO to provide the base frequency for the clock synthesizer. Each of the four VCXOs can be independently programmed to a desired frequency between 50 and 700 MHz with 32-bit tuning resolution.

The CDC7005 can output the programmed frequency of its associated VCXO, or generate submultiples using divisors of 2, 4, 8 or 16. The CDC7005's can output up to five frequencies each. These models can be programmed to route any of these frequencies to the board's five or 10 output drivers.

The CDC7005 includes phase-locking circuitry that locks the frequency of its associated VCXO to an input reference clock. This reference is a 5 to 100 MHz signal supplied to a front panel SMC connector.

Eight or 16 front panel SMC connectors supply synthesized clock outputs driven from the clock output drivers, as shown in the block diagram. This supports a single identical clock to all outputs or up to five or 10 different clocks to various outputs.

With four or eight independently programmable VCXOs and each CDC7005 capable of providing up to five different submultiple clocks, a wide range of clock configurations is possible. In systems where more than 10 different clock outputs are required simultaneously, multiple 5891's can be used and phase-locked with a 5 to 100 MHz system reference.

## **Specifications**

Front Panel Reference Input
Connector Type: SMC
Input Impedance: 50 ohms
Reference Frequency: 5 to 100 MHz
Input Level: -6 dBm to +10 dBm

PLL Clock Synthesizers & Jitter Cleaners Quantity: Model 5791: Four

Model 5891: eight

Type: Texas Instruments CDC7005 Frequency Dividers: 1, 2, 4, 8 and 16

Programmable VCXOs (Four or eight)
Frequency Range: 50 to 700 MHz
Tuning Resolution: 32 bits
Unlocked Accuracy: ±20 ppm

Front Panel Clock Outputs (Eight or 16)

Connector Type: SMC
Output Impedance: 50 ohms
Output Level: +3 dBm @ 700 MHz
Typ. Phase Noise: -105 dBc/Hz @ 1 kHz
(dependent on reference source stability)


#### **PCI-Express Interface**

**PCI Express Bus:** Gen. 1, 2: x4, control and status

#### Environmental

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C Relative Humidity: 0 to 95%, non-cond.

**Size:** 6U Board 9.187 in x 6.717 in (233.35 mm x 170.61 mm)



**Double Density** 





- Synchronizes up to four separate high-speed Cobalt, Onyx, or Jade I/O modules
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt, Onyx, or Jade modules

#### **General Information**

The Model 7192 High-Speed Synchronizer and Distribution Board synchronizes multiple Pentek Cobalt, Onyx, and Jade modules within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to four modules can be synchronized using the 7192, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Model 7192 provides three front panel MMCX connectors to accept input signals from external sources: one for clock, one for gate or trigger and one for a synchronization signal. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the first front panel µSync output connector, allowing a single Cobalt, Onyx, and Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

The 7192 provides four front panel µSync output connectors, compatible with a range of high-speed Pentek Cobalt, Onyx, and Jade modules. The µSync signals include a reference clock, gate/trigger and sync signals and are distributed through matched cables, simplifying system design.


## **Clock Signals**

The 7192 can accept a user supplied external clock on its front panel MMCX connector. As an alternative to the external clock, the 7192 can use its on-board programmable voltage controlled crystal oscillator (VCXO) as the clock source. The VCXO can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock input.

The external or on-board clock can operate at full rate or be divided and used to register all sync and gate/trigger signals as well as providing a reference clock to all connected modules. In addition, the clock is available at the Clock Out MMCX as a sample or reference clock for other boards in the system.

## **Gate and Synchronization Signals**

The 7192 features separate inputs for gate/trigger and sync signals. A programmable delay allows the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the µSync output connectors.



#### **Calibration**

The 7192 features a calibration output specifically designed to work with the 71640/41, 71741 and 71841 3.6 GHz A/D XMC modules to provide a signal reference for phase adjustment across multiple A/Ds.

## **Programming**

The 7192 allows programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the µSync connectors.

The 7192 is programmed via a TWSI control interface on the first µSync connector. The control interface is compatible with the front panel µSync connectors of all highspeed Cobalt, Onyx, and Jade modules, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

The 7192 supports all high-speed models in the Cobalt, Onyx and Jade families including the 71x301 GHz A/D and D/A XMC modules; the 71x40/41 3.6 GHz A/D XMC modules; and the 71x70/71 Fourchannel 1.25 GHz, 16-bit D/A XMC modules.

## **Specifications**

Front Panel Sample Clock/Reference Input

Connector Type: MMCX **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to

Reference Frequency: 5 to 100 MHz Front Panel Gate/Trigger & Sync Inputs

Connector Type: MMCX Input Level: LVTTL

Front Panel µSync Inputs/Outputs

Quantity: 4

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (µSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (µSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync Out

Front Panel Clock / Calibration Output

Connector Type: MMCX Output Impedance: 50 ohms Output Level: +6 dBm nominal, sine

Sample Clock Frequency: 100 MHz to

1.8 GHz

**Programmable VCXO:** 

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

PLL, Divider & Jitter Cleaner Type: Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

PMC/XMC Interface: Power only on PMC P1 or XMC P15

**Environmental** 

Operating Temp: 0° to 50° C **Storage Temp:**  $-20^{\circ}$  to  $90^{\circ}$  C

Relative Humidity: 0 to 95%, non-cond. Size: Standard PMC module, 2.91 in. x 5.87 in.

#### **Ordering Information**

Model Description

7192

High-Speed Synchronizer and Distribution Board -PMC/XMC

#### **Accessories**

4 ea. 18" µSync cables are supplied; additional cables may be ordered: 2192-018 µSync cable - 18" 2192-036 µSync cable - 36"



# High-Speed Synchronizer and Distribution Board - 3U/6U cPCI



Model 7392 Model 7492



#### **Features**

- Synchronizes four or eight separate Cobalt, Onyx, Jade or Flexor I/O boards
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt, Onyx, Jade or Flexor boards

#### **General Information**

These High-Speed Synchronizer and Distribution cPCI Boards synchronize multiple Pentek Cobalt, Onyx, Jade or Flexor boards within a system. They enable synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to eight boards can be synchronized using the 7492, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

These models provide three or six front panel MMCX connectors to accept input signals from external sources: one or two for clock, one or two for gate or trigger and one or two for synchronization signals. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the front panel µSync output connectors, allowing a single Cobalt, Onyx, and Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

These models  $\ \ provide$  up to eight front panel  $\ \ \mu Sync$  output connectors, compatible

with Pentek's high-speed Cobalt, Onyx and Jade boards in addition to most of the Flexor products. The  $\mu$ Sync signals include reference clocks, gate/triggers and sync signals and are distributed through matched cables, simplifying system design.


## **Clock Signals**

These models can accept one or two user supplied external clocks on front panel MMCX connectors. As an alternative to the external clock, they can use on-board programmable voltage controlled crystal oscillators (VCXOs) as the clock sources. The VCXOs can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock inputs.

The external or on-board clocks can operate at full rate or be divided and used to register all sync and gate/trigger signals as well as providing reference clocks to all connected boards. In addition, the clocks are available at the Clock Out MMCX as sample or reference clocks for other boards in the system.

## **Gate and Synchronization Signals**

These models feature separate inputs for gate/trigger and sync signals. Programmable delays allow the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the  $\mu$ Sync output connectors.



# High-Speed Synchronizer and Distribution Board - 3U/6U cPCI

#### **Calibration**

These models feature a calibration output specifically designed to work with the 72x40/41, 73x40/41 and 74x40/41 3.6 GHz A/D cPCI boards to provide a signal reference for phase adjustment across multiple A/Ds.

## **Programming**

These models allow programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the  $\mu Sync$  connectors.

These models are programmed via a TWSI control interface on the first µSync connector. The control interface is compatible with the front panel µSync connectors of all Cobalt, Onyx, Jade or Flexor boards, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

These sync products are compatible with the high-speed Cobalt, Onyx and Jade boards and all Flexor products. See the complete list of supported products on the <u>Model 7292</u>, <u>Model 7392</u> and <u>Model 7492</u> web pages.

## **Ordering Information**

Oracinis information	
Model	Description
7292	Four µSync High-Speed Synchronizerb and Distribution Board - 6U cPCI
7492	Eight µSync High-Speed Synchronizer band Distribution Board - 6U cPCI
7392	Four µSync High-Speed Synchronizer and Distribution Board - 3U cPCI

#### Accessories

with Models 7292 and 7392; 8 ea. 18" µSync cables are supplied with Model 7492; additional cables may be ordered:

4 ea. 18" µSync cables are supplied

2192-018 μSync cable - 18" 2192-036 μSync cable - 36"

## **Specifications**

Front Panel Sample Clock/Reference Input Connector Type: MMCX

Input Impedance: 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine wave

**Sample Clock Frequency:** 100 MHz to 2 GHz

Reference Frequency: 5 to 100 MHz Front Panel Gate/Trigger & Sync Inputs

Connector Type: MMCX Input Level: LVTTL

Front Panel µSync Inputs/Outputs

Quantity: 4 or 8

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (μSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (μSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync Out

Front Panel Clock / Calibration Output

Connector Type: MMCX
Output Impedance: 50 ohms
Output Level: +6 dBm nominal, sine

Sample Clock Frequency: 100 MHz to

1.8 GHz

**Programmable VCXOs:** 

**Frequency Ranges:** 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm PLL, Divider & Jitter Cleaner

**Type:** Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

cPCI Interface

Power only

Environmental

**Operating Temp:** 0° to 50° C **Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** Standard 3U or 6U cPCI board



# **High-Speed Synchronizer and Distribution Board - PCIe**



The Model 7892 High-Speed Synchronizer and Distribution PCIe Board synchronizes multiple Pentek Cobalt, Onyx, Flexor or Jade boards within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to four boards can be synchronized using the 7892, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Model 7892 provides three front panel MMCX connectors to accept input signals from external sources: one for clock, one for gate or trigger and one for a synchronization signal. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the first front panel  $\mu Sync$  output connector, allowing a single Cobalt, Onyx, Flexor or Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

The 7892 provides four front panel µSync output connectors, compatible with

a range of high-speed Pentek Cobalt, Onyx Flexor and Jade boards. The µSync signals include a reference clock, gate/trigger and sync signals and are distributed through matched cables, simplifying system design.

## **Clock Signals**

The 7892 can accept a user supplied external clock on its front panel MMCX connector. As an alternative to the external clock, the 7892 can use its on-board programmable voltage controlled crystal oscillator (VCXO) as the clock source. The VCXO can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock input.

The external or on-board clock can operate at full rate or be divided and is used to register all sync and gate/trigger signals as well as providing a reference clock to all connected boards. In addition, the clock is available at the Clock Out MMCX as a sample or reference clock for other boards in the system.


## **Gate and Synchronization Signals**

The 7892 features separate inputs for gate/trigger and sync signals. A programmable delay allows the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the μSync output connectors.



#### **Features**

- Synchronizes up to four separate Cobalt, Onyx,
   Flexor or Jade I/O boards
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt, Onyx, Flexor or Jade boards



# **High-Speed Synchronizer and Distribution Board - PCIe**

#### **Calibration**

The 7892 features a calibration output specifically designed to work with the 78640 or 78740 3.6 GHz A/D board and provide a signal reference for phase adjustment across multiple D/As.

## **Programming**

The 7892 allows programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the  $\mu$ Sync connectors.

The 7892 is programmed via a TWSI control interface on the first µSync connector. The control interface is compatible with the front panel µSync connectors of all high-speed Cobalt, Onyx, Flexor and Jade boards, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

The 7892 is compatible with the highspeed Cobalt, Onyx and Jade boards, and all Flexor products.

See the complete list of supported products on the <u>Model 7892</u> web pages.

## **Specifications**

Front Panel Sample Clock/Reference Input

**Connector Type:** MMCX **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to 2 GHz

Reference Frequency: 5 to 100 MHz

Front Panel Gate/Trigger & Sync Inputs

Connector Type: MMCX Input Level: LVTTL

Front Panel µSync Inputs/Outputs

Quantity: 4

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (μSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (μSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync Out

Front Panel Clock / Calibration Output

Connector Type: MMCX
Output Impedance: 50 ohms
Output Level: +6 dBm nominal, sine

wave

Sample Clock Frequency: 100 MHz to

1.8 GHz

**Programmable VCXO:** 

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

PLL, Divider & Jitter Cleaner

**Type:** Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

**PCI Express Interface** 

PCIe Bus: x4 or x8, power only

**Environmental** 

**Operating Temp:** 0° to 50° C **Storage Temp:** -20° to 90° C

Relative Humidity: 0 to 95%, non-cond.

**Size:** PCIe card 4.380 in x 7.130 in (111.25 mm x 181.10 mm)

#### **Ordering Information**

Model Description

7892 High-Speed Synchronizer and Distribution Board -

PCle

Accessories

4 ea. 18" µSync cables are supplied; additional cables may be ordered:

2192-018 µSync cable - 18"

2192-036 µSync cable - 36"





Model 5392 COTS (left) and rugged version



- Synchronizes up to four separate high-speed Cobalt, Onyx, and Jade I/O boards
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt, Onyx, and Jade boards

#### **General Information**

The Model 5392 High-Speed Synchronizer and Distribution 3U VPX Board synchronizes multiple Pentek Cobalt, Onyx, and Jade boards within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to four boards can be synchronized using the 5392, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Model 5392 provides three front panel MMCX connectors to accept input signals from external sources: one for clock, one for gate or trigger and one for a synchronization signal. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the first front panel µSync output connector, allowing a single Cobalt, Onyx, or Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

The 5392 provides four front panel  $\mu$ Sync output connectors, compatible with a range of high-speed Pentek Cobalt, Onyx, and Jade boards. The  $\mu$ Sync signals include a reference clock, gate/trigger and sync signals and are distributed through matched cables, simplifying system design.


## **Clock Signals**

The 5392 can accept a user supplied external clock on its front panel MMCX connector. As an alternative to the external clock, the 5392 can use its on-board programmable voltage controlled crystal oscillator (VCXO) as the clock source. The VCXO can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock input.

The external or on-board clock can operate at full rate or be divided and used to register all sync and gate/trigger signals as well as providing a reference clock to all connected boards. In addition, the clock is available at the Clock Out MMCX as a sample or reference clock for other boards in the system.

## **Gate and Synchronization Signals**

The 5392 features separate inputs for gate/trigger and sync signals. A programmable delay allows the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the  $\mu$ Sync output connectors.



#### **Calibration**

The 5392 features a calibration output specifically designed to work with the 52x40/41 and 53x40/41 3.6 GHz A/D 3U VPX boards to provide a signal reference for phase adjustment across multiple A/Ds.

#### **Programming**

The 5392 allows programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the µSync connectors.

The 5392 is programmed via a TWSI control interface on the first  $\mu$ Sync connector. The control interface is compatible with the front panel  $\mu$ Sync connectors of all high-speed Cobalt, Onyx and Jade boards, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

The 5392 supports all high-speed models in the Cobalt, Onyx and Jade families including the 52x30 and 53x30 1 GHz A/D and D/A 3U VPX boards; the 52x40/41 and 53x40/41 3.6 GHz A/D 3U VPX boards; and the 52x70/71 and 53x70/71 Four-channel 1.25 GHz, 16-bit D/A 3U VPX boards.

## **Specifications**

Front Panel Sample Clock/Reference Input

**Connector Type:** MMCX **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to

2 GHz

Reference Frequency: 5 to 100 MHz

Front Panel Gate/Trigger & Sync Inputs

Connector Type: MMCX Input Level: LVTTL

Front Panel  $\mu Sync$  Inputs/Outputs

Quantity: 4

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (μSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (μSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync Out

Front Panel Clock / Calibration Output

Connector Type: MMCX
Output Impedance: 50 ohms
Output Level: +6 dBm nominal, sine

wave

Sample Clock Frequency: 100 MHz to

1.8 **GHz** 

Programmable VCXO:

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

PLL, Divider & Jitter Cleaner

**Type:** Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

10

**VPX** Interface

Power only

**Environmental** 

**Operating Temp:** 0° to 50° C **Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond.

**Size:** 3U VPX board 3.937 in x 6.717 in

(100.00 mm x 170.61 mm)

#### **Ordering Information**

Model Description

5392 High-Speed Synchronizer and Distribution Board -

3U VPX

#### Accessories

4 ea. 18" μSync cables are supplied; additional cables may be ordered: 2892-018 μSync cable - 18" 2892-036 μSync cable - 36"



# High-Speed Synchronizer and Distribution Board - 6U VPX







#### **Features**

- Synchronizes four or eight separate high-speed Cobalt or Onyx I/O boards
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt and Onyx boards

#### **General Information**

The Models 5792 and 5892 High-Speed Synchronizer and Distribution 6U VPX boards synchronize multiple Pentek Cobalt or Onyx boards within a system. They enable synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to four or eight boards can be synchronized using these models, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

These models provide three or six front panel MMCX connectors to accept input signals from external sources: one or two for clock, one or two for gate or trigger and one or two for synchronization signals. Clock signals can be applied from an external source such as a high-performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the front panel µSync output connectors, allowing a single Cobalt or Onyx board to generate the clock for all subsequent boards in the system.

## **Output Signals**

These models provide up to eight front panel  $\mu$ Sync output connectors, compatible with a range of high-speed Pentek Cobalt

and Onyx boards. The µSync signals include reference clocks, gate/triggers and sync signals and are distributed through matched cables, simplifying system design.


## **Clock Signals**

These models can accept one or two user-supplied external clocks on front panel MMCX connectors. As an alternative to the external clock, they can use on-board programmable voltage controlled crystal oscillators(VCXOs) as the clock sources. The VCXOs can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock inputs.

The external or on-board clocks can operate at full rate or be divided and is used to register all sync and gate/trigger signals as well as providing reference clocks to all connected boards. In addition, the clocks are available at the Clock Out MMCX as sample or reference clocks for other boards in the system.

## **Gate and Synchronization Signals**

These models feature separate inputs for gate/trigger and sync signals. Programmable delays allow the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the µSync output connectors.



# High-Speed Synchronizer and Distribution Board - 6U VPX

#### **➤** Calibration

These models feature a calibration output specifically designed to work with the 57640, 58640 or 57740, 58740 3.6 GHz A/D boards and provide a signal reference for phase adjustment across multiple D/As.

#### **Programming**

These models allow programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the  $\mu$ Sync connectors.

Both models are programmed via a TWSI control interface on the first  $\mu$ Sync connector. The control interface is compatible with the front panel  $\mu$ Sync connectors of all high-speed Cobalt and Onyx boards, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

These models support all high-speed models in the Cobalt and Onyx families including the 57630 and 58630 1 GHz A/D and D/A 6U VPX boards; the 57730 and 58730 1 GHz A/D and D/A 6U VPX boards; the 57640 and 58640 3.6 GHz A/D 6U VPX boards; the 57740 and 58740 3.6 GHz A/D 6U VPX boards; the 57670 and 58670 Fourchannel 1.25 GHz, 16-bit D/A 6U VPX boards; the 57670 and 58670 Fourchannel 1.25 GHz, 16-bit D/A 6U VPX boards; the 57770 and 58770 Fourchannel 1.25 GHz, 16-bit D/A 6U VPX boards; and the 577770 and 58770 Fourchannel 1.25 GHz, 16-bit D/A 6U VPX boards.

## **Specifications**

Front Panel Sample Clock/Reference Input

**Connector Type:** MMCX **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to

2 GHz

Reference Frequency: 5 to 100 MHz

Front Panel Gate/Trigger & Sync Inputs Connector Type: MMCX

Input Level: LVTTL

Front Panel µSync Inputs/Outputs

Quantity: Model 5792: Four;

Model 5892: Eight

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (μSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (μSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync

Out

Front Panel Clock / Calibration Output

Connector Type: MMCX
Output Impedance: 50 ohms
Output Level: +6 dBm nominal, sine

wave

Sample Clock Frequency: 100 MHz to

1.8 GHz

Programmable VCXOs:

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

PLL, Divider & Jitter Cleaner

**Type:** Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

16

**PCI** Express Interface

PCI Bus: x4 or x8, power only

Environmental

Operating Temp: 0° to 50° C

**Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** 233 mm x 160 mm (9.173 in. x 6.299 in.)

## **Ordering Information**

Model Description

5792 High-Speed Synchronizer and Distribution Board -

6U VPX, Single Density

5892 High-Speed Synchronizer

and Distribution Board - 6U VPX, Double Density

#### Accessories

4 ea. 18" μSync cables are supplied with Models 7292 and 7392;

8 ea. 18"  $\mu$ Sync cables are supplied with Model 7492;

additional cables may be ordered:

2192-018 μSync cable - 18" 2192-036 μSync cable - 36"











- Synchronizes up to four separate high-speed Cobalt, Onyx or Jade I/O modules
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Front panel MMCX connectors for input signals
- Front panel µSync connectors compatible with a range of Pentek Cobalt, Onyx or Jade modules

#### **General Information**

The Model 5692 High-Speed Synchronizer and Distribution board synchronizes multiple Pentek Cobalt, Onyx, and Jade modules within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to four modules can be synchronized using the 5692, with each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Model 5692 provides three front panel MMCX connectors to accept input signals from external sources: one for clock, one for gate or trigger and one for a synchronization signal. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the MMCX connector, a reference clock can be accepted through the first front panel µSync output connector, allowing a single Cobalt, Onyx, and Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

The 5692 provides four front panel  $\mu$ Sync output connectors, compatible with a range of high-speed Pentek Cobalt, Onyx,

and Jade modules. The µSync signals include a reference clock, gate/trigger and sync signals and are distributed through matched cables, simplifying system design.


## **Clock Signals**

The 5692 can accept a user supplied external clock on its front panel MMCX connector. As an alternative to the external clock, the 5692 can use its on-board programmable voltage controlled crystal oscillator (VCXO) as the clock source. The VCXO can operate alone or be locked to a system reference clock signal delivered to the front panel reference clock input.

The external or on-board clock can operate at full rate or be divided and used to register all sync and gate/trigger signals as well as providing a reference clock to all connected modules. In addition, the clock is available at the Clock Out MMCX as a sample or reference clock for other boards in the system.

## **Gate and Synchronization Signals**

The 5692 features separate inputs for gate/trigger and sync signals. A programmable delay allows the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the µSync output connectors.



# **High-Speed Synchronizer and Distribution Board - AMC**

#### **Calibration**

The 5692 features a calibration output specifically designed to work with the 56640/41, 56741 and 56841 3.6 GHz A/D AMC boards to provide a signal reference for phase adjustment across multiple A/Ds.

## **Programming**

The 5692 allows programming of operating parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the  $\mu$ Sync connectors.

The 5692 is programmed via a TWSI control interface on the first µSync connector. The control interface is compatible with the front panel µSync connectors of all high-speed Cobalt, Onyx, and Jade modules, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

The 5692 supports all high-speed models in the Cobalt, Onyx and Jade families including the 56x30 1 GHz A/D and D/A AMC modules; the 56x40/41 3.6 GHz A/D AMC modules; and the 56x70/71 Four-channel 1.25 GHz, 16-bit D/A AMC modules.

## **Specifications**

Front Panel Sample Clock/Reference Input

Connector Type: MMCX Input Impedance: 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to

Reference Frequency: 5 to 100 MHz

Front Panel Gate/Trigger & Sync Inputs Connector Type: MMCX

Input Level: LVTTL

Front Panel µSync Inputs/Outputs

Quantity: 4

**Connector Type:** 19-pin µHDMI

Signal Level: CML

Signals (μSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (μSync connectors 2–4): Reference Clock Out, Gate/Trigger Out, Sync Out

Front Panel Clock / Calibration Output

Connector Type: MMCX
Output Impedance: 50 ohms
Output Level: +6 dBm nominal, sine

wave

Sample Clock Frequency: 100 MHz to

1.8 GHz

**Programmable VCXO:** 

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm

PLL, Divider & Jitter Cleaner
Type: Texas Instruments CD

**Type:** Texas Instruments CDCM7005 **Frequency Dividers:** 1, 2, 3, 4, 6, 8 and

16

**AMC Interface** 

Power only

Environmental

**Operating Temp:** 0° to 50° C **Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** Single-width, full-height AMC mod-

ule, 2.89 in. x 7.11 in.

#### **Ordering Information**

Model Description

5692

High-Speed Synchronizer and Distribution Board - AMC

#### Accessories

4 ea. 18" μSync cables are supplied; additional cables may be ordered: 2192-018 μSync cable - 18" 2192-036 μSync cable - 36"



# System Synchronizer and Distribution Board - PCle





#### **Features**

- Synchronizes up to eight separate Cobalt or Onyx boards
- Up to eight 7893s can be linked together to synchronize up to 64 boards
- Synchronizes sampling, data acquisition and playback for multichannel systems
- Synchronizes gating and triggering functions
- On-board programmable sample clock generator
- Output clock rates up to 800 MHz
- Front panel SMA connectors for TTL input signals and clock outputs
- Single-slot PCIe format

#### **General Information**

Model 7893 System Synchronizer and Distribution Board synchronizes multiple Pentek Cobalt and Onyx boards within a system. It enables synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition, DSP and software radio applications.

Up to eight boards can be synchronized using the 7893, each receiving a common clock up to 800 MHz along with timing signals that can be used for synchronizing, triggering and gating functions.

For larger systems, up to eight 7893s can be linked together to provide synchronization for up to 64 Cobalt or Onyx boards.

## **Input Signals**

The Model 7893 provides four front panel SMA connectors to accept LVTTL input signals from external sources: two for Sync/PPS and one for Gate/Trigger. In addition to the synchronization signals, a front panel SMA connector accepts sample clocks up to 800 MHz or, in an alternate mode, accepts a 10 MHz reference clock to lock an on-board VCXO sample clock source.

The 7893 also accepts the 26-pin Timing Bus connector used on Cobalt and Onyx boards. This input allows a single Cobalt or Onyx board to generate the timing and clock signals for the 7893 for distribution of up to eight additional boards. This input can also be used to link multiple 7893's for larger systems.

## **Output Signals**

The 7893 provides eight timing bus output connectors for distributing all needed timing and clock signals to the front panels of Cobalt and Onyx boards via ribbon cables. The 7893 locks the Gate/Trigger and Sync/PPS signals to the system's sample clock. The 7893 also provides four front panel SMA connectors for distributing sample clocks to other boards in the system.

## **Clock Signals**


The 7893 can accept a clock from either the front panel SMA connector or from the timing bus input connector. In addition, the board is equipped with a programmable on-board VCXO clock generator which can free run or be locked to a user supplied, 10 MHz typical, system reference. In all cases, the sample clock can be divided by 1, 2, 4, 8 or 16 prior to distribution to the Clock Out SMAs or the timing bus output connectors.

#### **USB** Interface

The 7893 is programmed via a USB interface. In addition to status and control, the USB interface can be used to generate Gate/Trigger and Sync/PPS signals for distribution to all connected boards.

#### **Physical Characteristics**

The 7893 is a single-slot PCIe size board which can be mounted in any PCI or PCIe slot. The board receives power from a standard six-pin PCIe power connector and uses the PCI or PCIe slot solely for physical mounting, with no electrical connections.





# System Synchronizer and Distribution Board - PCIe

## **➤ Supported Products**

The 7893 supports a wide range of products in the Cobalt family including the 78620 and 78621 three-channel A/D, 200 MHz transceivers, the 78650 and 78651 two-channel A/D, 500 MHz transceivers, the 78660, 78661 and 78662 four-channel 200 MHz A/Ds, and the 78690 L-Band RF Tuner. The 7893 also supports the Onyx 78760 four-channel 200 MHz A/D and will support all complementary models in the Onyx family as they become available.

## **Specifications**

#### Sample Clock/Reference Clock Input

**Type:** Front panel female SMC connector **Signal:** Sine wave, 0 to +10 dBm, AC-coupled, 50 ohms, accepts 10 to 800 MHz sample clock or 4 to 180 MHz PLL system reference, typically 10 MHz

## TTL Gate/Trigger Input

Type: Front panel female SMC connector Signal: LVTTL

**Function:** Programmable functions include gate and trigger

#### TTL Sync/PPS Input A

Type: Front panel female SMC connector

Signal: LVTTL

**Function:** Programmable functions include sync and PPS

#### TTL Sync/PPS Input B

**Type:** Front panel female SMC connector **Signal:** LVTTL

**Function:** Programmable functions include sync and PPS

#### **Timing Bus In**

**Type:** One rear 26-pin connector **Signals:** LVPECL bus includes: Sample Clock A & B In, Gate/Trigger A & B In, and Sync/PPS A & B In

#### **Clock Synthesizer**

Clock Source: Selectable from on-board programmable VCXO (10 to 800 MHz), front panel external clock or LVPECL timing bus

**Synchronization:** VCXO can be locked to an external 4 to 180 MHz PLL system reference (front panel Reference Clock Input), typically 10 MHz

**Clock Dividers**: External clock or VCXO can be divided by 1, 2, 4, 8, or 16 for each of five on-board clock buses.

#### Sample Clock Output

**Type:** Four front panel female SMC connectors, each can be independently divided

Output Level: +9 dBm, nominal, sine wave Timing Bus Out

Type: Eight rear 26-pin connectors Signals: LVPECL bus includes: Sample Clock A & B Out, Gate/Trigger A & B Out, and Sync/PPS A & B Out

**Control:** Rear USB input for connecting to motherboard on-board USB 8-pin header

**Power:** Rear 8-pin connector compatible with PCIe power connectors

#### **Environmental**

**Operating Temp:** 0° to 50° C **Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** Half-length PCIe card, 4.38 in. x 7.13 in.

## **Ordering Information**

Model Description

7893 System Synchronizer and Distribution Board- PCIe

#### Accessories

2891 Timing Bus Cables





- Provides sample clock for up to four separate XMC Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### **General Information**

Model 7194 High-Speed Clock Generator provides fixed-frequency sample clocks to Cobalt and Onyx modules in multiboard systems. It enables synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

## Sample Clock Synthesizer

The Model 7194 uses a high-precision, fixed-frequency, PLO (Phase-Locked Oscillator) to generate an output sample clock. The PLO accepts a 10 MHz reference clock through a front panel SMA connector. The PLO locks the output sample clock to the incoming reference. A power splitter then receives the sample clock and distributes it to four front panel SMA connectors.

The 7194 is available with sample clock frequencies from 1.4 to 2.0 GHz.

## **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, the 7194 includes an on-board 10 MHz reference clock. The reference is an OCXO (Oven-Controlled Crystal Oscillator), which provides an exceptionally precise frequency standard with excellent phase noise characteristics.

### **Physical Characteristics**

The 7194 is a standard PMC/XMC module. The module does not require programming and the PMC P14 or XMC P15 connector is used solely for power. The module can be optionally configured with a PCIe-style 6-pin power connector allowing it to be used in virtually any chassis or enclosure.

#### **Specifications**

Sample Clock Frequency: Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

**Type:** Four front panel female SMA connectors

Output Level: +10 dBm, nominal, sine wave

#### Reference Clock In

**Type:** Front panel female SMA connector

Frequency: 10 MHz **Input Impedance:** 50 ohms

Input Level: 0 dBm to +10 dBm, sine

wave

#### Reference Clock Out

Type: Front panel female SMA connector

Center Frequency: 10 MHz Output Impedance: 50 ohms

Output Level: +10 dBm, nominal, sine

wave

Frequency Stability vs. Change in

Temperature: 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

Daily: ±10 ppb/day First Year: ±300 ppb

Total Frequency Tolerance (20 years):

±4.60 ppm Phase Noise

1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz **100 Hz Offset:** -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz **100 KHz Offset:** -155 dBc/Hz


PMC/XMC Interface: Power only on PMC

P1 or XMC P15 **Environmental** 

> Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C


Relative Humidity: 0 to 95%, non-cond.

Size: Standard PMC module, 2.91 in. x 5.87 in.



## **Sample Clock Phase Noise**

#### Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

0	
Model	Description
7194	High-speed Clock Generator - PMC/XMC
Options	Description
104	PMC P14 (Power only)
105	XMC P15 (Power only)
106	PCIe 6-pin connector (Power only)
150	1.500 GHz sample clock
180	1.800 GHz sample clock

Contact Pentek for additional sample clock options







- Provides sample clock for up to four or eight separate cPCI Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### General Information

These High-Speed Clock Generators provide fixed-frequency sample clocks to cPCI Cobalt and Onyx boards in multiboard systems. They enable synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

Model 7394 is a 3U cPCI booard that generates four clocks. Model 7294 is a 6U cPCI board that generates four clocks, while Model 7494 is a double-density 6U cPCI board that generates eight clocks.

## Sample Clock Synthesizer

These models use one or two high-precision, fixed-frequency, PLOs (Phase-Locked Oscillators) to generate four or eight output sample clocks. The PLOs accept a 10 MHz reference clock through front panel SMA connectors. The PLOs lock the output sample clocks to the incoming reference. Power splitters then receive the sample clocks and distribute them to four or eight front panel SMA connectors.

These models are available with sample clock frequencies from 1.4 to 2.0 GHz.

#### **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, these models include one or two on-board 10 MHz reference clocks. The reference clocks are OCXOs (Oven-Controlled Crystal Oscillators), which provide an exceptionally precise frequency standard with excellent phase noise characteristics.

## **Physical Characteristics**

These models are standard CompactPCI boards. They do not require programming and the interface connectors are used solely for power. The boards can be optionally configured with a PCIe-style 6-pin power connector allowing them to be used in virtually any chassis or enclosure.

## **Specifications**

Sample Clock Frequency: Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

**Type:** Four or eight front panel female SMA connectors

Output Level: +10 dBm, nominal, sine wave

#### Reference Clock In

**Type:** Front panel female SMA connector

Frequency: 10 MHz **Input Impedance:** 50 ohms

Input Level: 0 dBm to +10 dBm, sine

wave

#### Reference Clock Out

Type: Front or eight front panel female SMA connectors

Center Frequency: 10 MHz Output Impedance: 50 ohms

Output Level: +10 dBm, nominal, sine

Frequency Stability vs. Change in

Temperature: 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

Daily: ±10 ppb/day First Year: ±300 ppb

Total Frequency Tolerance (20 years):

±4.60 ppm Phase Noise

> 1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz 100 Hz Offset: -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz 100 KHz Offset: -155 dBc/Hz

#### **PCI** Interface


PCI Bus: 32-bit, 66 MHz (supports

33 MHz), power only

#### **Environmental**


Operating Temp: 0° to 50° C **Storage Temp:** –20° to 90° C

Relative Humidity: 0 to 95%, non-cond. Size: Standard 3U or 6U cPCI board



## **Sample Clock Phase Noise**

#### Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

Model	Description
7294	High-Speed Clock
	Generator - 6U cPCI
7494	High-Speed Clock
	Generator - 6U cPCI
7394	High-Speed Clock
	Generator - 3U cPCI
Options	Description
106	PCIe 6-pin connector
	(Power only)
150	1.500 GHz sample clock
180	1.800 GHz sample clock

Contact Pentek for additional sample clock options







- Provides sample clock for up to four separate PCIe Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### **General Information**

Model 7894 High-Speed Clock Generator provides fixed-frequency sample clocks to PCIe Cobalt and Onyx boards in multi-board systems. It enables synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

## Sample Clock Synthesizer

The Model 7894 uses a high-precision, fixed-frequency, PLO (Phase-Locked Oscillator) to generate an output sample clock. The PLO accepts a 10 MHz reference clock through a front panel SMA connector. The PLO locks the output sample clock to the incoming reference. A power splitter then receives the sample clock and distributes it to four front panel SMA connectors.

The 7894 is available with sample clock frequencies from 1.4 to 2.0 GHz.

## **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, the 7894 includes an on-board 10 MHz reference clock. The reference is an OCXO (Oven-Controlled Crystal Oscillator), which provides an exceptionally precise frequency standard with excellent phase noise characteristics.

#### **Physical Characteristics**

The 7894 is a standard PCI Express board. The board does not require programming and the PCIe interface connector is used solely for power.

#### **Specifications**

**Sample Clock Frequency:** Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

**Type:** Four front panel female SMA connectors

**Output Level:** +10 dBm, nominal, sine wave

#### Reference Clock In

**Type:** Front panel female SMA connector

Frequency: 10 MHz Input Impedance: 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine wave

#### Reference Clock Out

**Type:** Front panel female SMA connector

Center Frequency: 10 MHz Output Impedance: 50 ohms

Output Level: +10 dBm, nominal, sine

wave

Frequency Stability vs. Change in

**Temperature:** 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

Daily: ±10 ppb/day First Year: ±300 ppb

**Total Frequency Tolerance (20 years):** 

±4.60 ppm Phase Noise

> 1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz 100 Hz Offset: -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz 100 KHz Offset: -155 dBc/Hz


#### **PCI Express Interface**

**PCIe Bus:** x4 or x8, power only

Environmental


**Operating Temp:**  $0^{\circ}$  to  $50^{\circ}$  C **Storage Temp:**  $-20^{\circ}$  to  $90^{\circ}$  C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** Half length PCIe card, 4.38 in. x 7.13 in.



## **Sample Clock Phase Noise**

#### Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

Model Description
7894 High-speed Clock
Generator - PCle

**Options Description** 

150 1.500 GHz sample clock180 GHz sample clock

Contact Pentek for additional sample clock options





Model 5294 COTS (left) and rugged version



- Provides sample clock for up to four separate 3U VPX Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### **General Information**

Model 5294 High-Speed Clock Generator provides fixed-frequency sample clocks to 3U VPX Cobalt and Onyx boards in multiboard systems. It enables synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

## Sample Clock Synthesizer

The Model 5294 uses a high-precision, fixed-frequency, PLO (Phase-Locked Oscillator) to generate an output sample clock. The PLO accepts a 10 MHz reference clock through a front-panel SMA connector. The PLO locks the output sample clock to the incoming reference. A power splitter then receives the sample clock and distributes it to four front panel SMA connectors.

The 5294 is available with sample clock frequencies from 1.4 to 2.0 GHz.

## **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, the 5294 includes an on-board 10 MHz reference clock. The reference is an OCXO (Oven-Controlled Crystal Oscillator), which provides an exceptionally precise frequency standard with excellent phase noise characteristics.

## **Physical Characteristics**

The 5294 is a standard 3U VPX board. The board does not require programming and the PCIe interface connector is used solely for power. The board can be optionally configured with a PCIe-style 6-pin power connector allowing it to be used in virtually any chassis or enclosure.

## **Specifications**

Sample Clock Frequency: Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

Type: Four front panel female SMA connectors

Output Level: +10 dBm, nominal, sine wave

#### Reference Clock In

**Type:** Front panel female SMA connector

Frequency: 10 MHz **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

#### Reference Clock Out

**Type:** Front panel female SMA connector

Center Frequency: 10 MHz Output Impedance: 50 ohms

Output Level: +10 dBm, nominal, sine

wave

Frequency Stability vs. Change in

Temperature: 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

**Daily:** ±10 ppb/day First Year: ±300 ppb

Total Frequency Tolerance (20 years):

±4.60 ppm Phase Noise

1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz **100 Hz Offset:** -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz 100 KHz Offset: -155 dBc/Hz


#### **PCI Express Interface**

**PCIe Bus:** x4, power only

**Environmental** 


Operating Temp: 0° to 50° C **Storage Temp:**  $-20^{\circ}$  to  $90^{\circ}$  C

Relative Humidity: 0 to 95%, non-cond. **Size:** 3.937 in. x 6.717 in. (100 mm x 170.6 mm)



## **Sample Clock Phase Noise**

## Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

	0
Model	Description
5294	High-speed Clock Generator - 3U VPX
Options	Description
106	PCIe 6-pin connector
	(Power only)
150	1.500 GHz sample clock
180	1.800 GHz sample clock

Contact Pentek for additional sample clock options



# High-Speed Clock Generator - 6U OpenVPX







#### **Features**

- Provides sample clock for up to four or eight separate
   6U VPX Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### **General Information**

These High-Speed Clock Generators provide fixed-frequency sample clocks to 6U VPX Cobalt and Onyx boards in multiboard systems. They enable synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

Model 5794 is a 6U VPX booard that generates four clocks. Model 5894 is a double-density 6U VPX board that generates eight clocks.

## Sample Clock Synthesizer

These models use one or two high-precision, fixed-frequency, PLOs (Phase-Locked Oscillators) to generate four or eight output sample clocks. The PLOs accept a 10 MHz reference clock through front panel SMA connectors. The PLOs lock the output sample clocks to the incoming reference. Power splitters then receive the sample clocks and distribute them to four or eight front panel SMA connectors.

These models are available with sample clock frequencies from 1.4 to 2.0 GHz.

#### **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, these models include one or two on-board 10 MHz reference clocks. The reference clocks are OCXOs (Oven-Controlled Crystal Oscillators), which provide an exceptionally precise frequency standard with excellent phase noise characteristics.

## **Physical Characteristics**

These models are standard 6U OpeVPX boards. They do not require programming and the interface connectors are used solely for power. The boards can be optionally configured with a PCIe-style 6-pin power connector allowing them to be used in virtually any chassis or enclosure.

## **Specifications**

Sample Clock Frequency: Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

**Type:** Four or eight front panel female SMA connectors

**Output Level:** +10 dBm, nominal, sine wave

#### Reference Clock In

Type: Front panel female SMA connector

Frequency: 10 MHz Input Impedance: 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine wave

#### Reference Clock Out

**Type:** Four or eight front panel female SMA connectors

**Center Frequency:** 10 MHz **Output Impedance:** 50 ohms

Output Level: +10 dBm, nominal, sine

wave

Frequency Stability vs. Change in

Temperature: 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

Daily: ±10 ppb/day First Year: ±300 ppb

**Total Frequency Tolerance (20 years):** 

±4.60 ppm Phase Noise

> 1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz 100 Hz Offset: -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz 100 KHz Offset: -155 dBc/Hz


#### **PCI Express Interface**

PCI Bus: x4 or x8, power only

**Environmental** 


**Operating Temp:** 0° to 50° C **Storage Temp:** –20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** 233 mm x 160 mm (9.173 in. x 6.299 in.)



## **Sample Clock Phase Noise**

#### Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

Model	Description
5794	High-Speed Clock Generator - 6U VPX, Single Density
5894	High-Speed Clock Generator - 6U VPX, Double Density
Options	Description
106	PCIe 6-pin connector (Power only)
150	1.500 GHz sample clock
180	1.800 GHz sample clock

Contact Pentek for additional sample clock options







- Provides sample clock for up to four separate AMC Cobalt or Onyx boards
- Locks to user-supplied 10 MHz reference clock or on-board reference.
- OCXO provides an exceptionally precise clock

#### **General Information**

Model 5694 High-Speed Clock Generator provides fixed-frequency sample clocks to AMC Cobalt and Onyx boards in multiboard systems. It enables synchronous sampling, playback and timing for a wide range of multichannel high-speed data acquisition and software radio applications.

## **Sample Clock Synthesizer**

The Model 5694 uses a high-precision, fixed-frequency, PLO (Phase-Locked Oscillator) to generate an output sample clock. The PLO accepts a 10 MHz reference clock through a front-panel SMA connector. The PLO locks the output sample clock to the incoming reference. A power splitter then receives the sample clock and distributes it to four front panel SMA connectors.

The 5694 is available with sample clock frequencies from 1.4 to 2.0 GHz.

## **On-board Reference Clock**

In addition to accepting a reference clock on the front panel, the 5694 includes an on-board 10 MHz reference clock. The reference is an OCXO (Oven-Controlled Crystal Oscillator), which provides an exceptionally precise frequency standard with excellent phase noise characteristics.

#### **Physical Characteristics**

The 5694 is a standard AMC board. The board does not require programming and the PCIe interface connector is used solely for power. The board can be optionally configured with a PCIe-style 6-pin power connector allowing it to be used in virtually any chassis or enclosure.

## **Specifications**

**Sample Clock Frequency:** Fixed, 1.4 to 2.0 GHz by ordering option

#### Sample Clock Outputs

**Type:** Four front panel female SMA connectors

**Output Level:** +10 dBm, nominal, sine wave

#### Reference Clock In

**Type:** Front panel female SMA connector **Frequency:** 10 MHz

**Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine wave

#### Reference Clock Out

Type: Front panel female SMA connector

Center Frequency: 10 MHz Output Impedance: 50 ohms

Output Level: +10 dBm, nominal, sine

wave

Frequency Stability vs. Change in

Temperature: 50.0 ppb

Frequency Calibration: ±1.0 ppm

Aging

Daily: ±10 ppb/day First Year: ±300 ppb

**Total Frequency Tolerance (20 years):** 

±4.60 ppm **Phase Noise** 

1 Hz Offset: -67 dBc/Hz 10 Hz Offset: -100 dBc/Hz 100 Hz Offset: -130 dBc/Hz 1 KHz Offset: -148 dBc/Hz 10 KHz Offset: -154 dBc/Hz 100 KHz Offset: -155 dBc/Hz

#### **PCI-Express Interface**

**PCI Express Bus:** Gen. 1 x4 or x8, power only


Offity

**Environmental** 

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C


**Relative Humidity:** 0 to 95%, non-cond. **Size:** Single-width, full-height AMC mod-

ule, 2.89 in. x 7.11 in.



## **Sample Clock Phase Noise**

#### Phase Noise (1 Hz BW, typical)



Phase Noise 10.00 dB/Ref -20.00 dBc/Hz

## **Ordering Information**

ModelDescription5694High-speed Clock<br/>Generator - AMCOptionsDescription106PCIe 6-pin connector<br/>(Power only)1501.500 GHz sample clock1801.800 GHz sample clock

Contact Pentek for additional sample clock options





- Synchronizes up to 80 I/O modules
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Synchronizes local oscillator phase, decimation phase and frequency switching for multichannel digital receivers and upconverters
- Clock rates up to 105 MHz
- Supports most popular I/O modules
- Front panel SMA connectors for external clock and timing signal inputs and outputs
- 19-inch wide, 1.75 in. high rack-mount chassis with integral AC line power supply
- Flexible cable installation supports many different system configurations

#### **General Information**

Model 9190 Clock and Sync Generator synchronizes multiple Pentek I/O modules within a system to provide synchronous sampling and timing for a wide range of high-speed, multichannel data acquisition, DSP and software radio applications. Up to 80 I/O modules can be driven from the Model 9190, each receiving a common clock and up to five different timing signals which can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Clock and timing signals can come from six front panel SMA user inputs or from one I/O module set to act as the timing signal master. (In this case, the master I/O module will not be synchronous with the slave modules due to delays through the 9190.) Alternately, the master clock can come from a socketed, user-replaceable crystal oscillator within the 9190.

#### **Supported Products**

Model 9190 currently supports VIM Models 6210, 6211, 6216, 6228, 6229, 6230, 6231, 6232, 6235, 6236; the PMC Models 7131, 7140, 7141, 7142 and 7150; the PCI Models 7631A, 7640, 7641, 7642 and 7650; and the cPCI Models 7231, 7331, 7240, 7340, 7241, 7341, 7242, 7342 and 7350. Contact us for an up-to-date list of supported modules.

## **Output Signals**

The front panel clock and sync connectors in the list of supported modules fall into two classes, thus requiring two types of front panel cable. The first type uses a 26-pin connector (for the 621x series, the 6229, the 7x31, 7x40 and 7x42 series) delivering the clock and four timing signals. The second type uses a 36-pin connector (for the 623x series) delivering the clock and five timing signals.

Either cable type can be installed in any of the 80 positions of the Model 9190, however, systems with mixed types of I/O modules may not have all functions supported. Contact the factory for assistance with your specific configuration.

Buffered versions of the clock and five timing signals are also available as outputs on the 9190's front panel SMA connectors.

## **Physical Characteristics**

Model 9190 is housed in a line-powered, 1.75 in. high metal chassis suitable for mounting in a standard 19 in. equipment rack, either above or below the cage holding the I/O modules.

Separate cable assemblies extend from openings in the front panel of the 9190 to the front panel clock and sync connectors of each I/O module. Mounted between two standard rack-mount card cages, Model 9190 can drive a maximum of 80 clock and sync cables, 40 to the card cage above and 40 to the card cage below. Fewer cables may be installed for smaller systems.

Due to the numerous configuration possibilities allowed by the 9190, Pentek configuration services are required with its purchase.


# **Ordering Information**

Model Description
9190 Clock and Sync
Generator

Options:

-019 64 MHz internal oscillator

-040 40-Channel version



# **Rackmount High-Speed System Synchronizer Unit**



#### **General Information**

Model 9192 Rackmount High-Speed System Synchronizer Unit synchronizes multiple Pentek Cobalt, Onyx, Flexor and Jade modules within a system. It enables synchronous sampling and timing for a wide range of multichannel high-speed data acquisition, DSP, and software radio applications.

Up to twelve boards can be synchronized using the 9192, each receiving a common clock along with timing signals that can be used for synchronizing, triggering and gating functions.

## **Input Signals**

Model 9192 provides four rear panel SMA connectors to accept input signals from external sources: two for clock, one for gate or trigger and one for a synchronization signal. Clock signals can be applied from an external source such as a high performance sine-wave generator. Gate/trigger and sync signals can come from an external system source. In addition to the SMA connector, a reference clock can be accepted through the first rear panel µSync output connector, allowing a single Cobalt, Onyx, Flexor or Jade board to generate the clock for all subsequent boards in the system.

## **Output Signals**

The 9192 provides four rear panel  $\mu$ Sync output connectors, compatible with a range of high-speed Pentek Cobalt, Onyx, Flexor and Jade boards. The  $\mu$ Sync signals include a reference clock, gate/trigger and sync signals and are distributed through matched cables, simplifying system design.

## **Clock Signals**

The 9192 can accept a user supplied external clock on its rear panel SMA connector. As an alternative to the external clock, the 9192 can use its on-board programmable voltage controlled crystal oscillator (VCXO) as the clock source. The VCXO can operate alone or be locked to a system reference clock signal delivered to the rear panel reference clock input.

The on-board or external clock can operate at full rate or can be divided and used to register all sync and gate/trigger signals as well as providing a reference clock to all connected boards. In addition, the clock is available at twelve Clock Out SMAs as a sample or reference clock for other boards in the system.


## **Gate and Synchronization Signals**

The 9192 features separate inputs for gate/trigger and sync signals. A programmable delay allows the user to make timing adjustments on the gate/trigger and sync signals before they are sent to buffers for output through the µSync output connectors.

# Recidy Flow Board Support Package

#### **Features**

- Synchronizes up to twelve separate Cobalt, Onyx, Jade or Flexor I/O modules
- Synchronizes sampling and data acquisition for multichannel systems
- Synchronizes gating and triggering functions
- Clock rates up to 1.8 GHz
- Rear panel SMA connectors for input signals
- Rear panel µSync connectors compatible with a range of Pentek Cobalt, Onyx, Flexor or Jade modules



# **Rackmount High-Speed System Synchronizer Unit**

#### Calibration

The 9192 features a calibration output specifically designed to work with the xx640, xx641, xx741 and xx841 3.6 GHz A/D XMC modules to provide a signal reference for phase adjustment across multiple A/Ds.

## **Programming**

The 9192 allows programming of operation parameters including: VCXO frequency, clock dividers, and delays that allow the user to make timing adjustments on the gate and sync signals. These adjustments are made before they are sent to buffers for output through the  $\mu$ Sync connectors.

The 9192 is programmed via a rear panel USB connector or a TWSI control interface on the first  $\mu$ Sync connector. The control interface is compatible with the front panel  $\mu$ Sync connectors of all high-speed Cobalt, Onyx, Jade and Flexor modules, thereby providing a single cable connection that carries both control and timing signals.

## **Supported Products**

The 9192 is compatible with the high-speed Cobalt, Onyx and Jade boards, and all Flexor products.

See the complete list of supported products on the <u>Model 9192</u> web pages.

## **Specifications**

Rear Panel Sample Clock / Reference Input

**Connector Type:** SMA **Input Impedance:** 50 ohms

**Input Level:** 0 dBm to +10 dBm, sine

wave

Sample Clock Frequency: 100 MHz to

Reference Frequency: 5 to  $100\,\mathrm{MHz}$ 

Rear Panel Gate/Trigger & Sync Inputs Connector Type: SMA Input Level: LVTTL

Rear Panel µSync Inputs/Outputs

Quantity: 12

Connector Type: 19-pin µHDMI

Signal Level: CML

Signals (µSync connector 1): Reference Clock In, TWSI control In, Reference Clock Out, Gate/Trigger Out, Sync Out Signals (µSync connectors 2-12): Reference Clock Out, Gate/Trigger Out, Sync Out

Rear Panel Clock / Calibration Outputs

Quantity: 12

Connector Type: SMA
Output Impedance: 50 ohms
Output Level: +6 dBm nominal at

1400 MHz, sine wave

Sample Clock Frequency: 100 MHz to

1.8 GHz

Programmable VCXO:

Frequency Ranges: 10-945 MHz, 970-1134 MHz, and 1213-1417.5 MHz

Tuning Resolution: 32 bits Unlocked Accuracy: ±20 ppm PLL, Divider & Jitter Cleaner

Type: Texas Instruments CDCM7005 Frequency Dividers: 1, 2, 3, 4, 6, 8 and

16

Power: 120VAC Environmental

**Operating Temp:** 0° to 50° C **Storage Temp:** -20° to 90° C

**Relative Humidity:** 0 to 95%, non-cond. **Size:** Standard 1U Rackmount, 19 in. x 1.75 in.

#### **Ordering Information**

Model Description

9192 Rackmount High-Speed System Synchronizer Unit

#### Accessories

12 ea. 18" μSync cables are supplied; additional cables may be ordered: 2892-018 μSync cable - 18" 2892-036 μSync cable - 36"

Specifications are subject to change without notice.



# **Customer Information**

## **Placing an Order**

When placing a purchase order for Pentek products, please provide the model number and product description. You may place your orders by letter, telephone, email or fax; you should confirm a verbal order by mail, email or fax.

All orders should specify a purchase order number, bill-to and ship-to address, method of shipment, and a contact name and telephone number.

U.S. orders should be made out to Pentek, Inc. and may be placed directly at our office address, or c/o our authorized sales representative in your area.

International orders may be placed with us, or with our authorized distributor in your country. They have pricing and availability information and they will be pleased to assist you.

#### **Prices and Price Quotations**

All prices are F.O.B. factory in U.S. dollars. Shipping charges and applicable import, federal, state or local taxes, are paid by the purchaser.

We're glad to respond to your request for price quotation just contact the corporate office, or your local representative. Price and delivery quotations are valid for 30 days, unless otherwise stated.

Quantity discounts for large orders are available and will be included in our price quotation, if applicable.

#### Terms

Terms are Net 30 days for accounts with established credit; until credit is established, we require prepayment, or will ship C.O.D.

## **Shipping**

For new orders, we normally ship UPS ground with shipping charges prepaid and added to our invoice. If you are in a hurry, we will ship UPS Red, UPS Blue, FedEx, or the carrier of your choice, as you request.

## **Order Cancellation and Returns**

All orders placed with Pentek are considered binding and are subject to cancellation charges. Hardware products may be returned within 30 days after receipt, subject to a restocking charge. Before returning a product, please call Customer Service to obtain a Return Material Authorization (RMA) number. Software purchases are final and we cannot allow returns.

#### **Warranty**

Pentek warrants its products to conform to published specifications and to be free from defects in materials and workmanship for a period of one year from the date of delivery, when used under normal operating conditions and within the service conditions for which they were furnished.

The obligation of Pentek arising from a warranty claim shall be limited to repairing or, optionally, replacing without charge any product which proves to be defective within the term and scope of the warranty.

Pentek must be notified of the defect or nonconformity within the warranty period. The affected product must be returned with shipping charges and insurance prepaid. Pentek will pay shipping charges for the return of product to buyer, except for products returned from outside the USA.

## **Limitations of Warranty**

This warranty does not apply to products which have been repaired or altered by anyone other than Pentek or its authorized representatives.

The warranty does not extend to products that have been damaged by misuse, neglect, improper installation, unauthorized modification, or extreme environmental conditions, that fall outside of the scope of the product's environmental specifications.

Due to the normal, finite write-cycle limits of Solid State Drives (SSDs), Pentek shall not be liable for warranty coverage of SSDs caused by wear-related issues that arise as an SSD reaches its write-cycle limit.

Pentek specifically disclaims merchantability or fitness for a particular purpose. Pentek shall not be held liable for incidental or consequential damages arising from the sale, use, or installation of any Pentek product. Regardless of circumstances, Pentek's liability under this warranty shall not exceed the purchase price of the product.

## **Extended Warranty**

You may purchase an extended warranty on our board-level products for a fee of 1% of the list price per month of coverage, or 10% of the list price per year of coverage.

All Pentek software products (excluding 3rd-party products) include free maintenance and free upgrades for one year. Extended software maintenance is available for one, two, and three years, starting after the first year.

#### **Service and Repair**

You must obtain a Return Material Authorization (RMA) before returning any product to Pentek for service or repair. RMA requests must be submitted online at:

Return Material Authorization Form

After the form is completed in its entirety and submitted, Pentek shall email you a receipt and start processing your request. Once your request has been approved, Pentek shall e-mail you an RMA number, shipping instructions, and a quotation if the product is out of warranty.

Carefully package the product in its original packaging, if it is still available, and ship it to Pentek prepaid (if within the US) or free domicile DDP (if outside the US). Pentek shall not be responsible for loss or damage in shipment to Pentek, so you are strongly encouraged to insure the shipment for its full replacement value.

When the work is completed, we will return the product to you along with a statement of work performed.

Customer Service phone: 201-818-5900 • fax: 201-818-5697 • email: <a href="mailto:custsrvc@pentek.com">custsrvc@pentek.com</a>

