1 or 2-Ch. 6.4 GHz, or 2 or 4-Ch. 3.2 GHz A/D, 2 or 4-Ch. 6.4 GHz D/A, 1 or 2 Kintex UltraScale FPGAs - cPCI







Features

- Ideal radar and software radio interface solution
- Supports Xilinx Kintex Ultra-Scale FPGAs
- One or two-channel mode with one or two 6.4 GHz, 12-bit A/Ds
- Two or four-channel mode with two or four 3.2 GHz. 12-hit A/Ds
- Two or four-channel mode with two or four 6.4 GHz. 14-bit D/As
- Programmable DDCs (Digital Downconverters)
- 5 or 10 GB of DDR4 SDRAM
- µSync clock/sync bus for multiboard synchronization\
- Optional LVDS connections to the FPGA for custom I/O

General Information

Models 72141, 73141 and 74141 are members of the Jade™ family of high-performance cPCI boards. The Jade architecture embodies a new streamlined approach to FPGA-based boards, simplifying the design to reduce power and cost, while still providing some of the highest-performance FPGA resources available today. Designed to work with Pentek's new Navigator™ Design Suite of tools, the combination of Jade and Navigator offers users an efficient path to developing and deploying FPGA-based data acquisition and processing.

These models consist of one or two Model 71141 XMC modules mounted on a cPCI carrier board. Model 72141 is a 6U cPCI board while the Model 73141 is a 3U cPCI board; both are equipped with one Model 71141 XMC. Model 74141 is a 6U cPCI board with two XMC modules rather than one.

They includet two or four A/Ds, complete multiboard clock and sync sections, large DDR4 memories, two or four DDCs, two or four DUCs and two or four D/As. These models include optional high-bandwidth connections to the Kintex UltraScale FPGAs for custom digital I/O.

The Jade Architecture

Evolved from the proven designs of the Pentek Cobalt and Onyx families, Jade raises the processing performance with the new flagship family of Kintex UltraScale FPGAs from Xilinx. As the central feature of the board architecture, the FPGA has access to all data and control paths, enabling factoryinstalled functions including data multiplexing,

channel selection, data packing, gating, triggering and memory control. The Jade architecture organizes the FPGA as a container for data-processing applications where each function exists as an intellectual property (IP) module.

Each member of the Jade family is delivered with factory-installed applications ideally matched to the board's analog interfaces. The factory-installed functions include two or four A/D acquisition IP modules.


Each of the acquisition IP modules contains a programmable DDC IP core; IP modules for DDR4 SDRAM memory; controllers for all data clocking and synchronization functions; test signal generators; and a PCI-X interface complete the factory-installed functions and enable these models to operate as complete turnkey solutions for many applications, thereby saving the cost and time of custom IP development.

Extendable IP Design

For applications that require specialized functions, users can install their own custom IP for data processing. Pentek Navigator FPGA Design Kits include all of the factoryinstalled modules as documented source code. Developers can integrate their own IP with the Pentek factory-installed functions or use the Navigator kit to completely replace the Pentek IP with their own.

Xilinx Kintex UltraScale FPGA

The Kintex UltraScale FPGA site can be populated with a range of FPGAs to match the specific requirements of the processing task, spanning the KU035 through KU115. >



1 or 2-Ch. 6.4 GHz, or 2 or 4-Ch. 3.2 GHz A/D, 2 or 4-Ch. 6.4 GHz D/A, 1 or 2 Kintex UltraScale FPGAs - cPCI

A/D Acquisition IP Module

These models feature two or four A/D Acquisition IP Modules for easy capture and data moving. The IP module can receive data from the A/D, or a test signal generator. The IP modules have associated 5 or 10 GB of DDR4 memory for buffering data in FIFO mode or for storing data in transient capture mode.

In single-channel mode, all of 5 GB are used to store the single-channel of input data. In dual-channel mode, one half of the memory stores data from input channel 1 and the other half stores data from input channel 2. In both modes, continuous, full-rate transient capture of 12-bit data is supported.

The memory bank is supported with a DMA engine for moving A/D data through the PCIe interface. This powerful linked-list DMA engine is capable of a unique Acquisition Gate Driven mode. In this mode, the length of a transfer performed by a link definition need not be known prior to data acquisition; rather, it is governed by the length of the acquisition gate. This is extremely useful in applications where an external gate drives acquisition and the exact length of that gate is not known or is likely to vary.

For each transfer, the DMA engine can automatically construct metadata packets containing a sample-accurate time stamp and data length information. These actions simplify the host processor's job of identifying and executing on the data.

D/A Waveform Generator IP Module

These models support factory-installed functions which include a sophisticated D/A Waveform Generator IP module. It allows users to easily record to the D/As waveforms stored in either on-board memory or off-board host memory.

➤ The KU115 features 5520 DSP48E2 slices and is ideal for modulation/demodulation, encoding/decoding, encryption/decryption, and channelization of the signals between transmission and reception. For applications not requiring large DSP resources or logic, a lower-cost FPGA can be installed.

Option -104 provides 20 pairs of LVDS connections between the FPGA and the J3 (or J2 connector, Model 73141) for custom I/O.

A/D Converter Stage

The front end accepts analog HF or IF inputs on front panel SSMC connectors with transformer coupling into Texas Instruments ADC12D1800 12-bit A/Ds. The converters operate in single-channel interleaved mode with a sampling rate of 3.6 GHz and an input bandwidth of 1.75 GHz; or, in dual-channel mode with a sampling rate of 1.8 GHz and input bandwidth of 2.8 GHz.

The full-scale input level of the ADC12D1800 can be digitally trimmed from +2 dBm to +4 dBm to simplify system calibration. A built-in AutoSync feature supports A/D synchronization across multiple boards.

The A/D digital outputs are delivered into the Kintex UltraScale FPGAs for signal processing, data capture or for routing to other board resources.

Clocking and Synchronization

These models accept a 1.8 GHz dual-edge sample clock via a front panel SSMC connector. A second front panel SSMC accepts a TTL signal that can function as Gate, PPS or Sync.


A front panel μ Sync bus connector allows multiple boards to be synchronized, ideal for multichannel systems. The μ Sync bus includes gate, reset, and in and out reference clock signals. Two units can be synchronized with a simple cable. For larger systems, multiple units can be synchronized using the Model 7292 high-speed sync boards to drive the sync bus.

Memory Resources

The architecture supports 5 or 10 GB banks of DDR4 SDRAM memory. User-installed IP along with the Pentek- supplied DDR4 controller core(s) within the FPGA(s) can take advantage of the memory for custom applications.

PCI-X Interface

These models include an industry-standard interface fully compliant with PCI-X bus specifications. The interface includes multiple DMA controllers for efficient transfers to and from the board. Data widths of 32 or 64 bits and data rates of 33 and 66 MHz are supported. Model 73141: 32 bits only.





1 or 2-Ch. 6.4 GHz, or 2 or 4-Ch. 3.2 GHz A/D, 2 or 4-Ch. 6.4 GHz D/A, 1 or 2 Kintex UltraScale FPGAs - cPCI

Specifications

Model 72141 or Model 73141: Two A/Ds Model 74141: Four A/Ds

Model 72141 or Model 73141: Two D/As Model 74141: Four D/As

Front Panel Analog Signal Inputs (2 or 4)
Input Type: Transformer-coupled, front
panel female SSMC connectors

A/D Converter (2 or 4)

Type: ADC12DJ3200

Sampling Rate: Single-channel mode: 6.4 GHz; dual-channel mode: 3.2 GHz

Resolution: 12 bits

Input Bandwidth: single-channel mode: 7.9 GHz; dual-channel mode: 8.1 GHz

D/A Converters (2 or 4)

Type: Texas Instruments DAC38RF82 **Output Sampling Rate:** 6.4 GHz.

Resolution: 14 bits

Sample Clock Source (1 or 2)

Front panel SSMC connector

Timing Bus (1 or 2)

19-pin μSync bus connector includes ync and gate/trigger inputs, CML

External Trigger Input (1 or 2)

Type: Front panel female SSMC connector, LVTTL

Function: Programmable functions include: trigger, gate, sync and PPS

Field Programmable Gate Array (1 or 2)

Standard: Xilinx Kintex UltraScale

XCKU035-2

Option -084: Xilinx Kintex UltraScale

XCKU060-2

Option -087: Xilinx Kintex UltraScale

XCKU115-2

Custom I/O

Option -104: Provides 20 LVDS pairs between the FPGA and the J2 connector, Model 73141; J3 connector, Model 72141; J3 and J5 connectors, Model 74141

Memory (1 or 2)

Type: DDR4 SDRAM

Size: GB

Speed: 1200 MHz (2400 MHz DDR)

PCI-X Interface

PCI-X Bus: 32 or 64 bits at 33 or 66 MHz

Model 73141: 32 bits only

Environmental

Standard: L0 (air cooled)

Operating Temp: 0° to 50° C Storage Temp: -20° to 90° C Relative Humidity: 0 to 95%, noncondensing

Option -702: L2 (air cooled)

Operating Temp: -20° to 65° C Storage Temp: -40° to 100° C Relative Humidity: 0 to 95%, non-

condensing

Size: 6U board 9.187 in x 6.717 in (233.3 mm x 170.6 mm) 3U board 3.937 in. x 6.717 in. (100.00 mm x 170.61 mm)

Ordering Information

Description Model 72141 1 or 2-Ch. 6.4 GHz or 2 or 4-Ch. 3.2 GHz A/D, with 2 or 4-Ch. 6.4 GHz D/A and one Kintex UltraScale FPGA - 6U 73141 1 or 2-Ch. 6.4 GHz or 2 or 4-Ch. 3.2 GHz A/D. with 2 or 4-Ch. 6.4 GHz D/A and one Kintex UltraScale FPGA - 6U cPCI 74141 2-Ch. 6.4 GHz or 4-Ch. 3.2 GHz A/D, with 2 or 4-Ch. 6.4 GHz D/A and two Kintex UltraScale

Options:

- 084	XCKU060-2 FPGA
- 087	XCKU115-2 FPGA
-104	LVDS I/O between the
	FPGA and J2 connector,
	Model 73141; J3 connector,
	Model 72141; J3 and J5
	connectors, Model 74841
-702	Air cooled, Level L2

FPGAs - 6U cPCI

